TItle: Hierarchical architectures for energy-efficient wireless systems using staged, complementary components
Description: This project studies how components with complementary power-speed characteristics may be combined in a staged hierarchy to provide overall superior system-level power-speed characteristics. The project explores this concept for processors, radios, and sensors.
Status: Inactive Project
Main Research Area: Power-aware Computing and Communications